Chip-hex:cost-benefit, energy efficiency and hexagonal

Automated excerpt

Experimental 16-core processor architecture exploring hexagonal interconnects, energy efficiency, and performance-per-cost optimization. LUNZ HEX-16 is an experimental processor architecture exploring the balance between multicore performance, energy efficiency, interconnect design, and implementation cost. Preparing the architecture for future RTL implementation.

Selected automatically from source text; not independently written or fact-checked. Read the original for full context.